
Imara Taboada Muro
I am a software engineer at Lantek, a leading company in the development of software solutions for the... | Greater Bilbao Metropolitan Area, Greater Bilbao Metropolitan Area, Spain
*50 free lookup(s) per month.
No credit card required.
Imara Taboada Muro’s Emails i.****@la****.com
Imara Taboada Muro’s Phone Numbers 1877805****
Social Media
Imara Taboada Muro’s Location Greater Bilbao Metropolitan Area, Greater Bilbao Metropolitan Area, Spain
Imara Taboada Muro’s Expertise I am a software engineer at Lantek, a leading company in the development of software solutions for the metal industry. With over five years of experience in designing, developing, and testing software and firmware for embedded systems using C/C++ and other tools. Previously, I worked as a firmware engineer at Aclara, a smart energy management company. I graduated with a master's degree in Telecommunication Engineering from the University of the Basque Country/Euskal Herriko Unibertsitatea, where I gained knowledge in electronic systems, networks, communications, and security. I am passionate about technology and continuous learning, and I enjoy working in multidisciplinary and collaborative teams. My goal is to bring value to the projects I work on by applying my technical, creative, and analytical skills.
Imara Taboada Muro’s Current Industry Lantek
Imara
Taboada Muro’s Prior Industry
Soce System On Chip Engineering
|
Tecnalia Research And Innovation
|
Aclara
|
Lantek
Not the Imara Taboada Muro you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Lantek
Software Engineer
Mon Nov 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Aclara
Firmware Engineer
Tue Jan 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Nov 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time)
Tecnalia Research And Innovation
Ingeniera De Diseño De Sistemas Embebidos
Fri Dec 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jan 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time)
Soce System On Chip Engineering
Ingeniera De Fpga
Wed Mar 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Sep 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)